In the high-speed digital printed circuit board, decoupling capacitors play an important role in lowering the power-ground planes impedance leading to the ground bounce noise in I/O ports while the logic is in transition. This paper investigates the optimal placement of decoupling capacitors in suppressing the input and transfer impedances of power-ground planes. The cavity model combines with genetic algorithm (GA) here to find the design specification and the optimal placement of the decoupling capacitors.
Introduction
As the clock frequency increases and rise time decreases in high-speed digital printed circuit boards, noise on the power bus will be incurred due to a sudden change during the high-to-low and low-to-high transitions, called simultaneous switching noise, delta-I noise, or ground bounce. This noise may result in signal integrity and electromagnetic interference problems in high-speed digital systems, such as the wrong judgment of digital system logics.
In the past, many researches had been done to model the power-ground planes, such as the full-wave electromagnetic model, the partial element equivalent circuit (PEEC) model, and cavity model. The full-wave electromagnetic model is based on Maxwell's electromagnetic equations and solved by the numerical methods such as the finite-difference time-domain (FDTD), finite element method (FEM), and moment of methods (MoM). The partial element equivalent circuit method divides the power-ground planes into unit cells and estimates the equivalent resistance, inductance, conductance, and capacitance for each cell. The cavity model [1] is thus employed to obtain the input and transfer impedances by the Green's function. Although a few models have been proposed, none of them were mentioned for the optimal placement of decoupling capacitors.
The cavity model is proposed to calculate the n-port impedance matrix among the vias and explore the possible locations of decoupling capacitors on the power-ground plane. In view of the time-consuming analysis for doubly infinite series of Green's function in the cavity model, a simplified form has been derived to speed up the computation [2] . Furthermore, the genetic algorithm (GA) [3] is applied to search for the optimal locations of decoupling capacitors so as to minimize the input and transfer impedances over a desired range of frequencies. Finally, typical examples based on the proposed approach are presented and from which some of the efficient ways in suppressing the ground bounce by decoupling capacitors are discussed.
Cavity Model for Power/Ground Planes
Considering a pair of rectangular planes as depicted in Fig.1 , its physical structure is constructed by the length a, width b, and thickness d and filled with the substrate permittivity of ε. Since the thickness d is very small compared to the wavelength of maximum frequency, T M z cavity can be applied with two electric walls representing the upper and lower planes and four magnetic walls representing the sides of the structure. Hence this problem only has a component of the electric field and no component of magnetic field in the z-direction. For the two ports at (x i , y i ) and (x j , y j ) each with the cross-sectional area of dx × dy on the plane, the impedance between them can be written as
where (1) results in a slow convergence for the original cavity model. Consequently, this paper employed a simplified form of cavity model to achieve a better convergence upon a singly infinite series. The most advantage is that the accurate results are preserved within less than one-tenth of computational time compared to the usage of double-series summations. Specifically, Eq. (1) is transformed as the follow:
where
Decoupling Capacitors and Genetic Algorithm
Assuming that there is a n-port network with a variety of decoupling capacitors connected to each port. The impedance matrix of mixed n-port network for the planes becomes [4] 
where Z represents the impedance matrix of cavity model result and Z decap represents the impedance matrix of decoupling capacitors with the diagonal form given by
where the i − th diagonal element z decap,i = (1/jωC decap,i ) + jωL ESL,i + R ESR,i is the impedance of the decoupling capacitor including the parasitic inductance L ESL and resistance R ESR to be connected to the i − th port. Finally, an optimizer using the genetic algorithm is employed to solve for the optimal placement of decoupling capacitors while a target impedance of planes is concerned. Being robust, stochastic search methods modeled on principles and concepts of natural selection and evolution, it consists of three primary mechanisms: selection, crossover and mutation respectively. It evolves toward an optimal solution under the selective pressure of the objective function. The proposed flowchart of GA optimizer is shown in Fig.2 Consider the structure of 80mm × 80mm power/ground planes, the height, dielectric constant, loss tangent, and cross section of the port is 40mil, 4, 0.019 and 30mil × 30mil respectively. The input and transfer impedances of the bare board which was fed at the location (10mm, 10mm) and (70mm, 70mm) are shown in Fig.3 . Furthermore, the resonant frequency of power/ground planes are given by Fig.4 shows the input and transfer impedances without parasitic effect after optimization. A variety of decoupling capacitors with ESL and ESR respectively provide for the GA to choose the optimal placement, value, and amount. Table 1 shows that for this case the GA will choose the optimal value and amount of the decoupling capacitors. Not all decoupling capacitors will be chosen. Furthermore, the optimal placements of the decoupling capacitors are found to be inside ∼10 mm in radius around the excitation input. According to the proposed method, Fig.5 shows the input impedance and transfer impedance obtained after the optimization. The values are lower than 3.5 and 0.5 ohms respectively, over the frequency range from 0 to 2GHz. Due to the parasitic and path inductance effect, the curve of input impedance tends to inductive when higher than resonant frequency. Furthermore, the comparison between Fig.4 and Fig.5 shows that the parasitic ESL and ESR have significant effects on the input and transfer impedances and can not be neglected. At the same time, the comparison of the simulation results and Ansoft SIwave verifies the accuracy of the proposed method. Figure 6 shows the effect of the height d between power/ground planes after optimization. According to the optimal results, the thinnest board has the lowest impedance over the frequency range. In other words, reducing the thickness of power/ ground planes can lower the ground bounce noise.
Conclusion
In this paper, GA optimizer is proposed to deal with the problem of the optimal placement, value, and amount of decoupling capacitors. From optimal results, the shorter distance between decoupling capacitors and I/O port, the more noise can be suppressed and the decoupling capacitors always gather around I/O port after optimization. Furthermore, it also can help to choose the best value and amount of decoupling capacitors to minimize the input and transfer impedances.
